Abstract-In this paper, we present several techniques for lowpower design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and dual threshold voltage assignments, for network security processors. The experiments show that the proposed methods and designs provide the opportunity for network security processors to achieve the goals of both high performance and low power.
I. INTRODUCTION
As the security issues involved in network-aware events become serious concerns of users, many security algorithms that require tons of computation are developed to provide adequate security. To deal with the large amount of data communication and computation when processing the security operations, the idea of using network security processors is brought out to provide dedicated security processing and to accelerate these processes.
In addition to high performance, network security processors are required to be low power consumption. High power consumption is translated to heat energy which makes the processor unstable and raises the cost of packaging and cooling systems. In addition, for embedded and mobile systems, the working time directly depends on the battery life. Therefore, the power dissipation becomes an important concern in the design of network security processors.
In the previous work by Su et al. [1] and Hong and Wu [2] , traditional low-power techniques were used to develop the network security processor proposed by Design Technology Center at National Tsing Hua University. With the help of commercial CAD tools, power optimization techniques including macro cell mapping, control bit encoding, don't care optimizing, path balancing, gate input ordering, and transistor sizing were utilized [3] . The cryptographic modules are redesigned with modified algorithms which cost less memory buffers and smaller die size with higher performance. However, such techniques are not sufficient enough for low power considerations.
In this paper, we focus on the issue of further low-power techniques at the design and architectural phases of the network security processor. We propose several techniques, including a descriptor-based variable-voltage scheduling algorithm, dynamic voltage generations, and dual-threshold voltage techniques to provide advanced power optimizations. The variable-voltage scheduling algorithm schedules descriptors, which can be treated as tasks in network security processors, with variable operating voltage and even shuts down crypto modules when they are not in use. The dynamic voltage generator proposed a closed-loop architecture to generate supply voltage from 1.0 to 2.0 V with four levels. Finally, the dual threshold voltage assignment helps solve the problem of leakage power dissipation in the design network security processors.
The rest of this paper is organized as follows. We introduce the architecture issues of security processors in Section II. Next, we present a scheduling algorithm for descriptor-based security processor in Section III. Then, we describe voltage generation in Section IV. The dual threshold voltage technique is illustrated in Section V. Finally, concluding remarks and future work are drawn in Section VI.
II. REVIEW OF NETWORK SECURITY PROCESSORS
We construct a configurable architecture of descriptor-based security processor. To run this security processor, there should be a program disassembling the crypto operations into a list of descriptors. The descriptor contains the type of en-/decryption functions, the length of raw data, the key information, and the destination memory address of the result data. After settling descriptors in the memory, a trigger signal to the SP will be pulled up. Such architecture would start retrieving the descriptors, decode the crypto operations, and automatically fill data into its operation modules. When the crypto operations are finished, the result data will store back to the memory.
In our design, the architecture template (Figure1) is mainly assembled with a main controller, a DMA module, internal buses, and crypto modules. The main controller has a slave interface of external bus which accepts the control signals and returns the operation feedback via the interrupt port. Inside the main controller, there are a resource allocation module keeping the resource status table of external bus master interfaces, channels, transfer engines, internal buses, and crypto modules. The process scheduler module and power manage module are Fig. 1 . Security Processor architecture template added in the main controller for performing the features of scheduling algorithm and low power control.
The DMA module integrates master interfaces of external bus, the channels containing the descriptor information, and the transfer engines. According the data in the channel, the transfer engine requests the external bus usage and transfers the processing data from memory. After that, the transfer engine passes the data on the dedicated crypto module via the internal bus.
The internal buses are designed to support multiple layers which will be needed for high speed data transmission. The crypto modules could be any type of cryptography functions; for example, the RSA, AES, SH5, 3DES and more. The execution time of the crypto module may be different. The crypto module will return a signal to main controller, when the en-/de-crypt operations are finished.
III. VARIABLE-VOLTAGE SCHEDULING
As mentioned in Section II, the network security processor uses a descriptor-based model to proceed with encryption and decryption operations. The descriptor-based model makes it easier to distribute tasks at one's own choice: for instance, one could allocate a specific task to be run on a certain processing unit or assign the operating voltage for a task simply by descriptors. In this section, we propose a real-time variablevoltage scheduling algorithm that scales the operating voltages of crypto modules of the network security processor dynamically by scheduling descriptors and evaluate the proposed approach in the end of this section. A more generic scheduling algorithm has been proposed in [4] . We assume that the descriptor-based network security processor contains several major crypto modules (CMs) which are capable of K-level supply voltages and power-gating (PG) mode.
A. Scheduling Algorithm
The proposed scheduling algorithm is based on the wellknown earliest deadline first (EDF) algorithm [5] . Figure 2 lists the algorithm. Assume there are n descriptors to be scheduled. First, we sort descriptors in ascending order by deadlines, namely D 1 , D 2 , . . . , D n , and put them in a list of unscheduled descriptors, i.e., the reservation list. We then extract each descriptor from the list on the basis of the schedule. Suppose the system provides m crypto modules, and each processing element is capable of K-level supply voltages, where level 1 represents the lowest voltage and level K represents the highest voltage. Steps 1-3 in Figure 2 describe these procedures. Schedule D i in the following rules: For utilizing power gating capabilities, we shall try to make tasks run successively without intermission and let idle time be together because power gating mechanisms cost much more expense than DVS does in performance and power. Next, in step 4, we compute the slack time for descriptor D i with both the highest-and lowest-voltage pseudo schedulers, denoted as In step 7, we check the remained idle time between the scheduled descriptors in the current CM and determine power gating commands to be inserted if they are deserving of energysaving. In step 8 and step 9, if the new list generated in step 6 is not empty, we use the list as the reservation list for the next available CM and schedule it by the same procedures in steps 3-6. If no CM is available for scheduling, the scheduler should report the failure. At the last step, we will turn off all unused CMs by power-gating to minimize both static and dynamic power savings.
B. Experimental Results
The benchmark suites in the experiment are generated with a randomized descriptor generator which generates descriptors -the ratio of AES to RSA descriptors is 60 to 1 -in uniform, normal, or exponential distributions in terms of arrival and deadline time. The benchmark suites numbered with 1-3, 4-6, and 7-9 are generated with uniform, normal, and exponential distribution, respectively. We generated 500 distinct descriptor files for each suite and computed their average energy consumptions of different components from the results of the simulator, as shown in Figure 3 . The bars labeled by N are the scheduling results without power management and others labeled by P are the results with enabling our proposed power management. The energy-overhead of applying voltage scaling and power gating is too few to be exhibited clearly on the charts, and so does the leakage of RSA modules. The left chart gives the energy consumption of AES modules, and the right chart gives that of RSA modules for all benchmark suites. The final results with latency approximation are also confirmed by the simulator that no deadline missing is reported in all benchmarks. Although the most energy consumptions are dominated by RSA operations in our experimental architecture and workload, the charts show that our scheme performs well for all components in the system. The summary in these figures present that the average energy reduction of AES and RSA modules are 54% and 36%, respectively. 
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IV. DYNAMIC VOLTAGE GENERATOR
The dynamic power dissipation per switching event of a CMOS circuit is given by
where λ is the transition factor, C total is the load capacitance, V is the supply voltage, and f clk is the the clock frequency. Active-idle and frequency scaling are two common methods to get compromise between peak power dissipation and speed. But for efficient energy usage, circuit should be operated under the optimal supply voltage. In this section a voltage generator which can dynamically provide voltage level according to the decision of system scheduler is proposed. This voltage scaling technique is expected to supply the critical function block, like encryption engines in this design, with adjustable voltage rather than fixed level to achieve better power efficiency.
A. FLL-based Voltage Generation Architecture Figure 4 shows the proposed dynamic voltage generator architecture associated with the encryption processor. The voltage generator is composed three parts: frequency to digital conversion, pulse-width modulation (PWM) controller, and bulk converter core. The two inputs, one is from system command and the other is from processor feedback, represent the target frequency that the system desires and the speed that the system now is working. These two frequencies are compared then converted as a digital code by first frequency to digital converter. This code then be modulated as PWM format in digital domain to control the on-off timing of power FETs. Bulk converter is adopted in voltage generation as it can reach higher power efficiency compared with the linear regulation approach, although it needs external LC components for filtering.
Unlike the conventional voltage downconveters or regulators, the proposed architecture is a closed-loop system. Its concept is like a frequency-locked loop (FLL) [6] . By this approach the output voltage herein is no longer a constant. Instead, the output voltage is dynamically adjusted to support processor operated at the target speed. As shown in Figure 4 , a critical path replica circuit in processor is employed as the speed monitoring block, which feeds back the system speed information under the voltage at the moment. After three stage processing as mentioned, the loop will generate the voltage level that provides the processor power with its speed equal to the system requirement. Compared to the fixed voltage generation, the proposed structure achieves higher yield, since the dynamically adjustable nature of closed-loop system can compensate the variations from process or environment.
B. High Efficiency Hybrid Feedback-Controlled Loop
A new design approach for high efficiency dynamic supply voltage generation is presented in Figure 5 . This design introduces hybrid analog and digital signal processing to realize the PWM function with small power consumption and chip area. In conventional analog techniques, a PWM signal is created by comparing a ramp signal to a reference value. However this method requires a steady dc current flowing into an accurate capacitor to generate the voltage ramp. That will be powerhungry. To alleviate this problem, a digital PWM structure is developed. This digital PWM is achieved by counting the feedback path speed using a high speed counter. Its digital output then be used to calculate the on-off pulse width to control the switching activity of power FETs.
In the proposed digital PWM structure the power dissipation penalty is on the high speed counter. To achieve high resolution for pulse width control, the counter speed must be high. But increase counter speed unavoidably increase power. To reduce the power while keep the resolution system required, a digital dither is developed. At most four extra phases can be interpolated into the original duty cycle. With the aid of dithering technique, the operation speed on counter can be reduced. The power budget due to high speed operation demand is released therefor.
The precise control of power FETs conducting cycle is another crucial factor for power waste minimization. This is due to power leakage if either N-or P-MosFET is conducted more than expected. To keep the power FETs operated off this region, a detection and adjustment loop is constructed around these devices. It is in analog domain as the speed must be fast. Once the bulk converter internal output beyond the specified value, the detection circuits will invoke the adjustment loop to control the conducting phase, thus the leakage power can be greatly reduced.
In the proposed prototype in Figure 5 a ring-type oscillator is employed as the equivalent to the critical path delay in pro- cessor. The control signal of the ring oscillator is the power supply. This oscillator and a counter at output serve as a frequency to digital converter as the oscillating frequency is the function of supply voltage. This forms the feedback path of the proposed FLL-based voltage generation. Of course the oscillator can be replaced with real critical path in processor to monitor the real system speed.
C. Experimental Result of the Proposed Voltage Generator
A FLL-based voltage generation loop is proposed to attain both software-estimated power minimization and automatic voltage adjustment for yield improvement. In this loop hybrid analog and digital signal processing can achieve high resolution while minimize the power waste. Figure 6 is the loop transient simulation result when the request is stepping up. The proposed architecture can vary the supply voltage from 1.0 to 2.0 V with four level. The transition time penalty is smaller than 30µs. Power efficiency estimated can be up to 91% with its output loading current from 50mA to 200mA.
The prototype chip uses 0.18µm CMOS technology. The performance summary is listed in Table I .
V. DUAL THRESHOLD VOLTAGE ASSIGNMENT
It is shown in [7] when the manufacturing technology scaling to 0.05 micron in the future, the static power will contribute to nearly 50% of the total power consumption. Several techniques to reduce subthreshold leakage current by multithreshold voltage were reviewed in [8] . In dual V th fabrication process, designers are provided with transistors that are either high threshold voltage (slow but low leakage) and low threshold voltage (fast but high leakage) by only an extra mask 
Move node v from SList to HList;} 22 Update AT /RT /SL/ε for the graph G;} layer. In this section, we will describe our dual-Vth assignment algorithm [9] . Our algorithm is inspired by the maximum independent set based slack assignment (MISA) proposed in [10] .
A. MISA-based Assignment Algorithm
The pseudo-code of our single execution of dual-Vth assignment algorithm is shown in Figure 7 . Given the arrival time (AT), required time (RT), and slack (SL) for each node, first, we construct a SList(G) by SL(v), v∈V in decreasing order. Note that for each node we compute the delay difference of the node working at low-Vth and high-Vth, Dif f D (v) . If the slack is less than the difference, we will not put it into the candidate list, SList, for selection. The reason is that, in this situation, it is impossible to swap this node from low-Vth to high-Vth even if all slack is allocated to the node. Before we proceed the algorithm, we set the current allocated delay, AllD(v) to be zero, for all nodes in SList.
We first select the nodes which have the maximum slack and construct a transitive closure graph, G max , among these nodes. Then, we will find the maximum independent set in G max . Since the maximum independent set problem is NPcomplete on general graph. We propose a heuristic to solve it.
First, we assign a weight to each node in the graph and then find the maximum weight independent set in the graph. The weight of a node v, W (v), is defined to reflect the gain of selecting a node to work at high-Vth:
The first term, P W , is defined to represent the effective power saving when εε slack is used. It is:
where (2) is used to reflect how urgent of node v to be selected.
In this equation, AllD(v), Dif f D(v) are the additional delay allocated to node v and the delay difference of v when working at high-Vth and low-Vth, respectively. The closer the delay for v to work at high Vth, the urgent the node will be selected. The third term, LW (v, dist), in (2) is used to reflect the location information of the circuit. Since our proposed algorithm is called after the circuit has been placed. We can take cell location in the floorplan into account. When we select nodes to work at high-Vth, we can assign the nodes which have the most neighbors working at high-Vth a higher weight. This will bring nodes with high-Vth or low-Vth clustered in a region so as to have higher yield during fabrication process. LW (v, dist) is defined as follows.
where hnode is the number of nodes working at high-Vth that are within distance of dist from v. dist is a user defined parameter. α, β, γ in (2) are the parameter to control the importance of the three terms. After the weight of node in G max is computed, the following heuristic is used to find the maximum weight independent set (MWIS). The heuristic begins with selecting the node v with maximum W (v). Then node v is added to MWIS and v and all its neighbors are deleted from G max . This process repeats until G max = φ. After finding the MWIS, ε = SL max − SL max−1 is computed, and a small delay of constant εε = min(ε, (Dif f D(v) − AllD(v))) is added to AllD(v) for each node v in MWIS. If the delay added to node v is enough for it to work at high-Vth (i.e., AllD(v) = Dif f D(v)), we will select this node to work at high-Vth and add this node to HList, where HList is a list that store selected nodes that can work at high-Vth. If the current allocated delay of the selected node is not high enough to work at highVth, the node will remain in the list of SList. Finally, the timing information is updated for each sensitive nodes. This procedure repeats until SList = φ or SL(v) = 0, for all nodes in SList.
B. Experiment Flow for Dual Threshold Voltage
Our experiment flow will follows the flow suggested by TSMC Multiple Vt Flow for Leakage Power Reduction version 4.0 as shown in Figure 8 . In this experiment, TSMC 0.13µm lib was used.
At the beginning, an input design is synthesized using only low-Vth library by Design Compiler. Then this synthesized gate-level Verilog code is placed and routed using Astro. After finishing placement and routing, we use PrimeTime to output the timing information file, called SDF. In this file, we can get the accurate wire delay and cell delay. With this timing information, we calculate the arrival/required time of the circuit and analyze the timing slack. Then, dual threshold voltage assignment is performed. In our case, our Dual-V th Assignment After executing the dual threshold assignment algorithm, a Verilog code using cells from low-Vth and high-Vth library is produced. Finally, this Verilog code is used to instruct Astro to do ECO placement.
To demonstrate the effectiveness of our algorithm, 5 designs were selected for benchmarking process. The descriptions of these designs are shown in Table II . The columns labeled CN, and Characteristics are the cell number of the design, and the characteristics of the design, respectively.
The comparison results are shown in Table III . The column labeled BP is the original leakage power consumption in nanowatt (nW) of the circuit calculated by Design Compiler. The column labeled Swap Rate is the ratio of the swapped number of cells to the total number cells. The cells were swapped from low to high Vt. The column labeled Power Reduction is calculated as dual−V th power original power . The column labeled TSMC is the results of the circuit using TSMC tool. The column labeled Ours is the results using our algorithm. The column labeled Imp. is calculated as the subtraction of Ours and TSMC. It can be seen that out method can reduce on the average 18.0% more leakage power than TSMC's.
VI. CONCLUSIONS
In this paper, we have proposed several low-power techniques for network security processors, including a descriptorbased low-power scheduling algorithm, design of dynamic voltage generator, and dual threshold voltage assignments. The experiments have shown that the proposed designs are efficient in power reduction for network security processors. 
